Text this: FPGA co-processor design for lane detection and estimation /