Text this: Low power clock tree synthesis for ASIC VLSI design /