Low power clock tree synthesis for ASIC VLSI design /
Saved in:
主要作者: | Teng, Siong Kiong |
---|---|
格式: | Thesis 图书 |
语言: | English |
出版: |
2010.
|
主题: | |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Efficient algorithms for over-the-cell channel routing in VLSI design using two and three routing layers /
由: Shew, Paul Waie
出版: (1996) -
Robust VLSI floorplanning by using stochastic and deterministic algorithms /
由: Hoo, Chyi Shiang
出版: (2013) -
Development of design framework to overcome aging degradation of 16NM VLSI technology circuits /
由: Mahmoud, Mohamed Mounir
出版: (2013) -
Formalization of timing diagram using net theory for asynchronous circuit design /
由: Tan, Yew Koon
出版: (1994) -
On-chip VLSI circuit design for microbolometer infrared sensor array /
由: Yu, Jian
出版: (1998)