Showing 1 - 2 results of 2 for search 'APEGA~', query time: 0.27s Refine Results
  1. 1
    FPGA prototyping of universal asynchronous receiver-transmitter (UART) using altera VHDL implementation
    by Ahmad, Nabihah @ Nornabihah
    Published 2005
    “... Programmable Gate Array (FPGA) implementation. VHDL is used to provide a simple way of design entry through...”
    Get full text
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  2. 2
    FPGA prototyping of universal asynchronous receiver-transmitter (UART) using altera VHDL implementation
    by Ahmad, Nabihah @ Nornabihah
    Published 2005
    “... Programmable Gate Array (FPGA) implementation. VHDL is used to provide a simple way of design entry through...”
    Get full text
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
Search Tools: Get RSS Feed — Email this Search — Save Search