Design and modeling of a clock data recovery (CDR) circuit /
Clock data recovery (CDR) circuits are in high demand due to development in communication technology such as improvements in transmit/receive processing and GHz transfer bandwidths via wired and wireless media. Large bandwidth data with high transfer rates encounter several major problems at the rec...
Saved in:
Main Author: | Zainab binti Mohamad Ashari |
---|---|
Format: | Thesis |
Language: | English |
Published: |
Kuala Lumpur:
Kulliyyah of Engineering, International Islamic University Malaysia,
2013
|
Subjects: | |
Online Access: | Click here to view 1st 24 pages of the thesis. Members can view fulltext at the specified PCs in the library. |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design of a high precision sample-and-hold circuit for A/D converter /
by: Yep, Seng Yong
Published: (1996) -
Formalization of timing diagram using net theory for asynchronous circuit design /
by: Tan, Yew Koon
Published: (1994) -
High-Performance CMOS Clock And Data Recovery Circuit
by: Tan, Kok Siang
Published: (2006) -
Multimedia presentation on digital logic /
by: Fatimah Sumet Bunyarit
Published: (2001) -
Kajian WDM pensuisan fotonik menggunakan elemen-elemen pengganding berarah /
by: Kumarajah Kandiah
Published: (1999)