Design and modeling of a clock data recovery (CDR) circuit /
Clock data recovery (CDR) circuits are in high demand due to development in communication technology such as improvements in transmit/receive processing and GHz transfer bandwidths via wired and wireless media. Large bandwidth data with high transfer rates encounter several major problems at the rec...
Saved in:
主要作者: | Zainab binti Mohamad Ashari |
---|---|
格式: | Thesis |
語言: | English |
出版: |
Kuala Lumpur:
Kulliyyah of Engineering, International Islamic University Malaysia,
2013
|
主題: | |
在線閱讀: | Click here to view 1st 24 pages of the thesis. Members can view fulltext at the specified PCs in the library. |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Design of a high precision sample-and-hold circuit for A/D converter /
由: Yep, Seng Yong
出版: (1996) -
Formalization of timing diagram using net theory for asynchronous circuit design /
由: Tan, Yew Koon
出版: (1994) -
High-Performance CMOS Clock And Data Recovery Circuit
由: Tan, Kok Siang
出版: (2006) -
Multimedia presentation on digital logic /
由: Fatimah Sumet Bunyarit
出版: (2001) -
Kajian WDM pensuisan fotonik menggunakan elemen-elemen pengganding berarah /
由: Kumarajah Kandiah
出版: (1999)