Design Allocation And Scheduling Hardware Compiler For Digital Data Processing In FPGA
In this project, a high-level language and its automated compiler are proposed to automatically transform the language into a synthesizable RTL-level VHDL design. The proposed language, named as Simple Algorithmic Language for Hardware Design (SALH), is simple to use and featured single-assignment,...
Saved in:
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 出版: |
2006
|
| 主題: | |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|