Design Allocation And Scheduling Hardware Compiler For Digital Data Processing In FPGA
In this project, a high-level language and its automated compiler are proposed to automatically transform the language into a synthesizable RTL-level VHDL design. The proposed language, named as Simple Algorithmic Language for Hardware Design (SALH), is simple to use and featured single-assignment,...
Saved in:
主要作者: | Hiew, Fu San |
---|---|
格式: | Thesis |
出版: |
2006
|
主题: | |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Hardware Acceleration of Window Big-Digit (Wbd) Multiplication for Embedded Applications
由: Lim, Ee Wah
出版: (2015) -
Design Of Fpga Address Register In 28nm Process Technology Based On Standard Cell Based Approach
由: Chew , Ming Choo
出版: (2013) -
Design of Power Efficient 32-kilobit Memory Compiler for Variability Tolerance
由: Saadatzi, Mohammadsadegh
出版: (2015) -
Development Of QRS Detection Algoritm For FPGA Implementation
由: Ong, Seng Hooi
出版: (2003) -
Method For Validating The Integrity Of Clock Network Signal In Fpga Device
由: Bakar, Maya Abu
出版: (2015)