Design and implementation of a power efficient data-aware SRAM Array
In this project, two new power efficient data-aware cells have been proposed. In the proposed cells, dynamic power consumption is reduced by reducing the voltage swing on the respective bit-lines during write operation. In first proposed cell (7T BLC), an extra transistor is included in one of the p...
Saved in:
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 出版: |
2013
|
| 主題: | |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|