Design and implementation of a power efficient data-aware SRAM Array
In this project, two new power efficient data-aware cells have been proposed. In the proposed cells, dynamic power consumption is reduced by reducing the voltage swing on the respective bit-lines during write operation. In first proposed cell (7T BLC), an extra transistor is included in one of the p...
Saved in:
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 出版: |
2013
|
| 主题: | |
| 标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
成为第一个发表评论!