VLSI Design Of A Bit Serial Arithmetic Logic Unit
The arithmetic logic unit (ALU) is designed to perform bit serial operation on two 8 bits input. In this project , a Very High Speed Integrated Circuit Hardware Description Language (VHDL) code is written using the Altera MAX+Plus II environment to design, compile and simulate for each operation in...
Saved in:
主要作者: | Lee, Tiong Kiat |
---|---|
格式: | Thesis |
出版: |
2003
|
主题: | |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Design of 32-Bit Arithmetic Logic Unit Using Shannon Theorem Based Adder Approach
由: C., Senthilpari
出版: (2009) -
A low power and fast CMOS arithmetic logic unit
由: Zulkifli, Nur Umaira
出版: (2015) -
Fault Diagnosis On Vlsi Adder Circuits Using Artificial Neural Network
由: Pui , Min San
出版: (2015) -
Design Of Multiply-By-Two Amplifier For 1.5 Bit Pipelined Analogue-To-Digital Converter Application
由: Teng , Jin Chung
出版: (2014) -
Fingerprint Template Protection With Minutiae Based Bit String
由: Jin, Zhe
出版: (2011)