VLSI Design Of A Bit Serial Arithmetic Logic Unit

The arithmetic logic unit (ALU) is designed to perform bit serial operation on two 8 bits input. In this project , a Very High Speed Integrated Circuit Hardware Description Language (VHDL) code is written using the Altera MAX+Plus II environment to design, compile and simulate for each operation in...

全面介绍

Saved in:
书目详细资料
主要作者: Lee, Tiong Kiat
格式: Thesis
出版: 2003
主题:
标签: 添加标签
没有标签, 成为第一个标记此记录!