Synthesis of transistor chaining algorithm for CMOS cell layout using euler path / Sukri Hanafiah
The objective of this project is to build Optimal Layout of CMOS Functional Arrays 1C standard cell design. Firstly, this report is discussed about the Optimal Layout of CMOS Functional of CMOS functional array. Optimal Layout is the layout of the arrangment of CMOS transistor with the implementatio...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
1997
|
| Online Access: | https://ir.uitm.edu.my/id/eprint/100747/1/100747.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|