Synthesis of transistor chaining algorithm for CMOS cell layout using euler path / Sukri Hanafiah
The objective of this project is to build Optimal Layout of CMOS Functional Arrays 1C standard cell design. Firstly, this report is discussed about the Optimal Layout of CMOS Functional of CMOS functional array. Optimal Layout is the layout of the arrangment of CMOS transistor with the implementatio...
Saved in:
Main Author: | Hanafiah, Sukri |
---|---|
Format: | Thesis |
Language: | English |
Published: |
1997
|
Online Access: | https://ir.uitm.edu.my/id/eprint/100747/1/100747.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Synthesis of transistor-chaining algorithm for CMOS cell layout using bipartite graph / Azizi Misnan
by: Misnan, Azizi
Published: (1997) -
Synthesis of transistor chaining algorithm for CMOS cell layout using bipartite graph / Azizi Misnan
by: Misnan, Azizi
Published: (1997) -
Curtain walling: a study on maintenance aspect / Muziati Hanafiah Mohd Hanafiah
by: Mohd Hanafiah, Muziati Hanafiah
Published: (2001) -
Production improvement through the use quest simulation technique of layout optimization specific on labour optimization / Mohamad Sukri Mohamed Shamsudin
by: Mohamed Shamsudin, Mohamad Sukri
Published: (2010) -
Analysis on layout dependent defects of CMOS digital circuit
by: Mat Safri, Norlaili
Published: (1999)