Synthesis of transistor chaining algorithm for CMOS cell layout using bipartite graph / Azizi Misnan

This project implement a algonthm for the optimal transistor chaining problem in CMOS functional cell layout based on Uehara and vanCleemput's layout style [1] which assumed that the height of each logic module layout is constant and performed the optimisation by decomposing the graph module in...

全面介绍

Saved in:
书目详细资料
主要作者: Misnan, Azizi
格式: Thesis
语言:English
出版: 1997
在线阅读:https://ir.uitm.edu.my/id/eprint/101322/1/101322.pdf
标签: 添加标签
没有标签, 成为第一个标记此记录!