Cost-efficient standard cell library timing and power validation techniques
A standard cell library contains functional blocks with known electrical characteristics,which are characterized to obtain the following parameters: propagation delay, output transition time, power representation, and capacitance. Standard cell libraries are widely applied by industry designers to t...
Saved in:
主要作者: | Al-Frajat, Jaafar Khadair Kadam |
---|---|
格式: | Thesis |
語言: | English |
出版: |
2015
|
主題: | |
在線閱讀: | http://psasir.upm.edu.my/id/eprint/56224/1/FK%202015%2025.pdf |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Standard cell library evaluation and optimization for near-threshold voltage operation
由: Lim, Yang Wei
出版: (2022) -
An application specific integrated circuit for PWM switching points co-processor /
由: Md. Nazrul Islam Khan
出版: (1998) -
Low power clock tree synthesis for ASIC VLSI design /
由: Teng, Siong Kiong
出版: (2010) -
Development of low power viterbi decoder on complex programmable logic device platform
由: Abu, Mohd Azlan
出版: (2018) -
Low Power Standard Cell Library Design For Application Specific Integrated Circuit
由: Jambek, Asral Bahari
出版: (2002)