Development of low power viterbi decoder on complex programmable logic device platform
Space Time Trellis Code (STTC) and Viterbi algorithm combinations are known to offer a robust forward error correction system. This especially has been used in a noisy digital communication system such as wireless communication. A traditional Viterbi decoder would contain three main units; Bra...
Saved in:
Main Author: | Abu, Mohd Azlan |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://psasir.upm.edu.my/id/eprint/71391/1/FK%202018%2089%20IR.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
An application specific integrated circuit for PWM switching points co-processor /
by: Md. Nazrul Islam Khan
Published: (1998) -
Cost-efficient standard cell library timing and power validation techniques
by: Al-Frajat, Jaafar Khadair Kadam
Published: (2015) -
Standard cell library evaluation and optimization for near-threshold voltage operation
by: Lim, Yang Wei
Published: (2022) -
Low power clock tree synthesis for ASIC VLSI design /
by: Teng, Siong Kiong
Published: (2010) -
Implementation of reconfigurable viterbi decoders in hardware
by: Noor Batcha, Mohamed Farid
Published: (2010)