A Test Vector Minimization Algorithm Based On Delta Debugging For Post-Silicon Validation Of Pcie Rootport

In silicon hardware design, such as designing PCIe devices, design verification is an essential part of the design process, whereby the devices are subjected to a series of tests that verify the functionality. However, manual debugging is still widely used in post-silicon validation and is a major b...

Full description

Saved in:
Bibliographic Details
Main Author: Toh , Yi Feng
Format: Thesis
Published: 2017
Online Access:http://eprints.usm.my/39524/1/Toh_Yi_Feng_24_Pages.pdf
Tags: Add Tag
No Tags, Be the first to tag this record!