A Test Vector Minimization Algorithm Based On Delta Debugging For Post-Silicon Validation Of Pcie Rootport
In silicon hardware design, such as designing PCIe devices, design verification is an essential part of the design process, whereby the devices are subjected to a series of tests that verify the functionality. However, manual debugging is still widely used in post-silicon validation and is a major b...
Saved in:
主要作者: | Toh , Yi Feng |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2017
|
主题: | |
在线阅读: | http://eprints.usm.my/39524/1/Toh_Yi_Feng_24_Pages.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Pcie Ip Validation Process Across Process Corner, Voltage And Temperature Conditions
由: Abdul Karim, Nurul Izyan
出版: (2017) -
Testing and debugging mechanisms for network-on-chip
由: Rajagopal , R. Selvakumar
出版: (2009) -
Mipog : a parallel t-way minimization strategy for combinatorial testing
由: Al-Khiro, Mohammed Issam Younis
出版: (2010) -
Agnostic Validation Test Bench For Efuse Connectivity Verification
由: CHAN , WEI JIAN
出版: (2017) -
Study Of The Relationship Between Delta Delay And Adjacent Parallel Wire Length In 45 Nanometer Process Technology
由: Mohamed, Shamsul Anuar
出版: (2014)