A Test Vector Minimization Algorithm Based On Delta Debugging For Post-Silicon Validation Of Pcie Rootport
In silicon hardware design, such as designing PCIe devices, design verification is an essential part of the design process, whereby the devices are subjected to a series of tests that verify the functionality. However, manual debugging is still widely used in post-silicon validation and is a major b...
Saved in:
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 语言: | English |
| 出版: |
2017
|
| 主题: | |
| 在线阅读: | http://eprints.usm.my/39524/1/Toh_Yi_Feng_24_Pages.pdf |
| 标签: |
添加标签
没有标签, 成为第一个标记此记录!
|