Very Large Scale Integration Cell Based Path Extractor For Physical To Layout Mapping In Fault Isolation Work
Debug and diagnosis in post-silicon challenges the technological advancement in Physical-to-Layout Mapping capabilities. Areas that require such innovation are fault isolation work in failure analysis of semiconductor devices, at post-silicon stage. Since fault isolation work begins at Register Tran...
Saved in:
主要作者: | Pragasam, Matthew |
---|---|
格式: | Thesis |
語言: | English |
出版: |
2017
|
主題: | |
在線閱讀: | http://eprints.usm.my/39594/1/MATTHEW_PRAGASAM_24_Pages.pdf |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing
由: Ch'ng, Heng Sun
出版: (2007) -
Very large scale integration design andsynthesis of adaptive equalizer
由: Ab. Rahman, Ab. Al-Hadi
出版: (2007) -
Interconnect tree optimization algorithm in nanometer very large scale integration designs
由: Eh Kan, Chessda Uttraphan
出版: (2016) -
Fault Isolation with ‘X’ Filter for Bogus Signals and Intensive Scan Cell Sequence Validation
由: Khor , Wooi Kin
出版: (2017) -
A computer aided design software module for clock tree synthesis in very large scale integration design
由: Chew, Eik Wee
出版: (2008)