Design and Implementation of Low Power and High Performance 4 Bit Carry Lookahead Full Adder Using Finfet Technology
Unit Aritmetik Logik (ALU) adalah litar digital dan ia digunakan untuk melaksanakan semua operasi aritmetik dan operasi logik. Selain itu penambah adalah bahagian yang paling penting di kalangan ALU kerana ia telah digunakan dalam operasi aritmetik lain. Sekarang terdapat tiga parameter prestasi uta...
Saved in:
主要作者: | Lim, Nguk Jie |
---|---|
格式: | Thesis |
語言: | English |
出版: |
2015
|
主題: | |
在線閱讀: | http://eprints.usm.my/40706/1/Design_and_Implementation_of_Low_Power_and_High_Performance_4_Bit_Carry_Lookahead_Full_Adder_Using_Finfet_Technology.pdf |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Design of 32-Bit Arithmetic Logic Unit Using Shannon Theorem Based Adder Approach
由: C., Senthilpari
出版: (2009) -
Fault Diagnosis On Vlsi Adder Circuits Using Artificial Neural Network
由: Pui , Min San
出版: (2015) -
8 Bit Cmos Hybrid Digital-To-Analog
Converter For Bluetooth Low Energy
Application
由: Rosli, Alia
出版: (2019) -
A Study And Development Of Digital Control Technique For Power Factor Correction Using Pre-Calculated Algorithm With A Low Cost 8-Bit Microcontroller
由: Liau , Wei Chun
出版: (2013) -
Fingerprint Template Protection With Minutiae Based Bit String
由: Jin, Zhe
出版: (2011)