Reusable Automated Agent For Universal Verification Methodology System Testbench
Pre-silicon verification process is an important cog in an application specific integrated chip design cycle. It is considered one of the biggest bottle-neck in modern day design projects. Thus, verification efficiency and productivity has gained a lot of attention lately and will be the driving fac...
Saved in:
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 語言: | English |
| 出版: |
2015
|
| 主題: | |
| 在線閱讀: | http://eprints.usm.my/40975/1/R._LOGEISH_RAJ_SO_RAJUMANIKAM_24_pages.pdf |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|