A Cost And Power Efficient Ddr4/Gddr5x/Gddr5 Transmitter With 3-Tap Equalizer

The demand on memory bandwidth has been increasing due to the rapid development in graphics intensive applications and big data analytics. Limited of the I/O and thermal densities, widening of data bus is no longer a feasible option for increasing memory bandwidth. Therefore, high-speed DDR transmit...

Full description

Saved in:
Bibliographic Details
Main Author: Ng , Hoong Chin
Format: Thesis
Language:English
Published: 2016
Subjects:
Online Access:http://eprints.usm.my/41304/1/NG_HOONG_CHIN_24_Pages.pdf
Tags: Add Tag
No Tags, Be the first to tag this record!