Implementation Of Write Assist Technique On Low Voltage Distributed Memory
In scaled technology nodes and scaled supply voltages, the SRAM write ability is being degraded and becomes a critical design concern. Various write assist techniques are developed to improve SRAM write ability. In this study, an improved write assist technique that implements the conventional boost...
Saved in:
主要作者: | Chan, Gaik Ming |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2016
|
主题: | |
在线阅读: | http://eprints.usm.my/41310/1/CHAN_GAIK_MING_24_Pages.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Design And Simulation Of Cmos Based Low Voltage Bandgap Reference Circuitry
由: Tan , Chin Ling
出版: (2016) -
Design And Simulation Of Cmos-Based Low Voltage Variation Bandgap Reference Voltage Circuitry Using 0.18μm Process Technology
由: Tan, Chee Yong
出版: (2015) -
Reduced Galloping Column Algorithm For Memory Testing
由: Ngieng , Siew Ching
出版: (2015) -
Design And Implementation Of Low Power,High Performance SRAM Cells
由: Prabhu, C. M. R.
出版: (2011) -
Low complexity vision based motion sensing techniques
由: Lee, Melissa
出版: (2014)