20-Gbps High-Speed Converged I/O Loop Back Test Design Methodology For Signal Integrity Enhancement
In high-volume manufacturing (HVM), the degradations of signals at high speed and high frequencies will affect test results. In the semiconductor field, inaccuracies of test setup impact a product yield, increase test operating cost and delay products release time. With the demand for rapid improve...
Saved in:
主要作者: | Shanmugam, Ragubalan |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2015
|
主题: | |
在线阅读: | http://eprints.usm.my/41327/1/RAGUBALAN_AL_SHANMUGAM_24_Pages.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Study Of Modified Training Algorithm For Optimized Convergence Speed Of Neural Network
由: Kang, Miew How
出版: (2016) -
Prelayout Design Of Configurable Serdes For High Speed Signaling In Multidie Interconnect
由: Chiew , Chong Giap
出版: (2016) -
Development of back-to-back converter with power transfer control using raspberry Pi
由: Ahmad Shah, Shahrizan
出版: (2015) -
Development of three phase back to back converter with current flow control using raspberry Pi microcontroller
由: Mamat, Ibrahim
出版: (2015) -
Dual-band microstrip loop antenna for wireless application
由: Ali Saad, Ahmad Mabrook
出版: (2013)