Numerical Analysis During Encapsulation Process Of Molded Underfill With Multi Flip Chip Package
Nowadays, the technology of Integrated Circuit (IC) packaging has become a sophisticated design in addition to maintaining reliability and quality. Flip Chip Scale Package (CSP) is one of the IC chips which has a wafer-level packaged with spherical solder bump located on a grid with a pre-defined pi...
Saved in:
Main Author: | Azmi, Muhammad Afiq |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://eprints.usm.my/46686/1/Numerical%20Analysis%20During%20Encapsulation%20Process%20Of%20Molded%20Underfill%20With%20Multi%20Flip%20Chip%20Package.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
CFD Simulation Of Underfill Encapsulation Process In Flip Chip Packaging With Various Dispensing
Methods
by: Khor , Chu Yee
Published: (2010) -
Mold filling parameters in resin transfer molding for flip chip semiconductor packages
by: Lim, Ming Siong
Published: (2017) -
Simulation Of Underfill Encapsulation Of Electrionic Packaging Using The Lattice-Boltzmann Method
by: Gan, Zhong Li
Published: (2018) -
Study Of Flip Chip Underfill Materials To Meet 260 Celsius High Temperature Reflow Requirement
by: Chin, Yoong Tatt
Published: (2002) -
Comparison of performance of no-clean and water-soluble fluxes in fine-pitch flip-chip package /
by: Wakeel, Saif
Published: (2021)