Characterisation of electroless deposition parameter of copper on silicon wafer for through silicon via application
Through silicon via (TSV) is a structure through entire Si substrate that enables vertical electrical connections between chips. Recently, the electroless deposition of Cu using a chemical bath has received considerable attention as a promising technique for the TSV filling process. Even the advanta...
Saved in:
Main Author: | Mior Shahidin, Shazatul Akmaliah |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2019
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/101922/1/ShazatulAkmaliahMiorShahidinMSKM2019.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Etching performance of silicon wafers with redesigned etching drum
by: Dolah, Rozzeta
Published: (2006) -
Effect of different pretreatment parameters on silicon nitride substrate surface roughness prior to diamond deposition
by: Saaran, Idris
Published: (2010) -
Damage mechanics-based model for reliability assessment of through-silicon via interconnects
by: Afripin, Mohammad Amirul Affiz
Published: (2020) -
Nanoscale microstructural characterization of aluminum and copper bilayer thin films deposited on silicon substrate using magnetron sputtering technique
by: Abdul Halim, Zulhelmi Alif
Published: (2014) -
Parameter analysis on wire-cut EDM process of silicon carbide
by: Rahim, Mohammad Zulafif
Published: (2011)