Thermal-safe system-on-chip test scheduling using dynamic voltage and frequency scaling
Designing integrated circuits (ICs) has become more challenging when fabrication technology scales down. Overheating has been acknowledged as a major issue in testing due to high power consumption of a chip during test. A direct consequence of the increasing power density is the increasing junction...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
2018
|
| Subjects: | |
| Online Access: | http://eprints.utm.my/id/eprint/102249/1/HaslizaHassanPSKE2018.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|