Register transfer level design of compression processor core using verilog hardware description language
Throughput independent and parameterized data compression processor core was designed to tackle the needs of high-speed data compression applications. The design is based on combination of LZSS algorithm and Huffman coding, which enables it to be used in compression of a wide variety of data types....
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
2007
|
| Subjects: | |
| Online Access: | http://eprints.utm.my/id/eprint/11398/1/RosleeMohdSabriMFKE2007.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|