Text this: Register transfer level design of compression processor core using verilog hardware description language