Register transfer level design of compression processor core using verilog hardware description language
Throughput independent and parameterized data compression processor core was designed to tackle the needs of high-speed data compression applications. The design is based on combination of LZSS algorithm and Huffman coding, which enables it to be used in compression of a wide variety of data types....
Saved in:
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 语言: | English |
| 出版: |
2007
|
| 主题: | |
| 在线阅读: | http://eprints.utm.my/id/eprint/11398/1/RosleeMohdSabriMFKE2007.pdf |
| 标签: |
添加标签
没有标签, 成为第一个标记此记录!
|