A computer aided design software module for clock tree synthesis in very large scale integration design
With the evolution of Very Large Scale Integration (VLSI) fabrication technology, circuit size has grown and line width has decreased. In effect, the transistor transit time and the time to drive signal lines across chips have also decreased. Thus, interconnections have become the dominating fact...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
2008
|
| Subjects: | |
| Online Access: | http://eprints.utm.my/id/eprint/17986/1/ChewEikWeeMFKE2008.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|