Reconfigurable address generation unit for 2D correlation in FPGA
2D correlation has been commonly used in image processing. In general, performance of the 2D correlation function depends on its processing speed, memory speed as well as address calculation speed. As the processing and memory speed increase, the address calculation speed becomes bottleneck for over...
Saved in:
Main Author: | Heng, Ai Hoon |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/32474/1/HengAiHoonMFKE2012.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
FPGA implementation a reconfigurable address generation unit for image processing applications
by: Kok Horng, Kok Horng
Published: (2013) -
Design Of Fpga Address Register In 28nm Process Technology Based On Standard Cell Based Approach
by: Chew , Ming Choo
Published: (2013) -
Partial reconfiguration implementation on fluid dynamics computation using an FPGA /
by: Mohamad Sofian Abu Talip
Published: (2013) -
Fpga-Based Accelerator for The Generation of Pseudo-Amino Acid Composition
by: Ching, Chee Chow
Published: (2015) -
Hardware Design Of Random Number Generator And Random Walk-Onboundary Algorithm To Compute Unit Cube Capacitance In Fpga
by: Niun, Cheah How
Published: (2016)