The RTL design of 32-bit RISC processor using verilog HDL
The objective of this research is to design a Reduced Instruction Set Computer (RISC) processor core based on ARM instruction set architecture for System-on-Chip (SoC) development design. The RISC computer architecture is selected because as it is accepted as the processor for mobile computing and i...
Saved in:
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 语言: | English |
| 出版: |
2012
|
| 主题: | |
| 在线阅读: | http://eprints.utm.my/id/eprint/32631/5/HafizulHasniManabMFKE2012.pdf |
| 标签: |
添加标签
没有标签, 成为第一个标记此记录!
|