RTL design of SHA-512 processor core for secure message hashing

RTL design of SHA-512 processor core for secure message hashing

محفوظ في:

التفاصيل البيبلوغرافية
المؤلف الرئيسي:	Chua, Lee Ping
التنسيق:	أطروحة
منشور في:	2008
الموضوعات:	TK Electrical engineering Electronics Nuclear engineering
الوسوم:	إضافة وسم لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!

مواد مشابهة

Rtl Implementation Of Secure Hash Algorithm 3 (Sha-3) Towards Smaller Area
بواسطة: Lim , Yen Ruen
منشور في: (2017)

RTL design of modular arithmetic processor (MAP) core for prime finite field arithmetic, GF(P)
بواسطة: Liew, Meng Wei
منشور في: (2008)

The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL
بواسطة: Lim, Jonie Joo Nee
منشور في: (2008)

USB soft core with altera Nios processor
بواسطة: Cheah, Chee Teong
منشور في: (2007)

Hardware acceleration of secure hash algorithm 3
بواسطة: Ng, Lai Boon
منشور في: (2020)

Verilog design of bist on AES256 processor core with FPGA implementation
بواسطة: Hew, Kean Yung
منشور في: (2008)

VHDL design of A 32-Bit RISC processor core for FPGA implementation
بواسطة: Marsono, Muhammad Nadzir
منشور في: (2001)

Secure hash algorithm and secure scheme for key storage in trusted platform module
بواسطة: Mohd. Yassin, Mohd. Nazrin
منشور في: (2009)

Multi-core 16-bit CPUs for PLC processor
بواسطة: Gan, Chi Qian
منشور في: (2022)

VHDL modelling and asic design of a shortest-path processor core for network routing
بواسطة: Teoh, Giap Seng
منشور في: (2003)

An FPGA implementation of RSA processor core for public-key cryptosystem
بواسطة: Tan, Siang Lin
منشور في: (2001)

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
بواسطة: Ismail, Mohd. Izuan
منشور في: (2006)

Register transfer level design of compression processor core using verilog hardware description language
بواسطة: Mohd. Sabri, Roslee
منشور في: (2007)

Hash function of cryptographically secure pseudorandom number generator for hardware root-of-trust
بواسطة: Ong, Elaine Ei Ling
منشور في: (2021)

RTL implementation of one-sided jacobi algorithm for singular value decomposition
بواسطة: Wan Mohamad, Wan Ahmad Zainie
منشور في: (2016)

Verilog design of a 256-bit AES crypto processor core
بواسطة: Lai, Yit Pin
منشور في: (2007)

Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA)
بواسطة: Abdul Rahman, Abdul Aziz
منشور في: (2003)

Hadarmard transform and sum of absolute difference improvement on high efficiency video coding using intel advanced vector extension-512
بواسطة: Teh, Jackson Ka Sing
منشور في: (2018)

Design of the streaming processor architecture for microkernel controller and ALU
بواسطة: Anuar, Nuhairi
منشور في: (2015)

The RTL design of 32-bit RISC processor using verilog HDL
بواسطة: Manab, Hafizul Hasni
منشور في: (2012)

Verilog design of input/output processor with built-in-self-test
بواسطة: Goh, Keng Hoo
منشور في: (2007)

ARM processor emulator
بواسطة: Mohd. Hashim, Mohamad Hasruzairin
منشور في: (2015)

Secure deep learning inference with intel software guard extension on intel ice lake-SP xeon processor
بواسطة: Phuah, Chai Ling
منشور في: (2022)

FPGA-based design of a math co-processor for the Amir CPU
بواسطة: Tan, Arthur Foo Yen
منشور في: (2020)

VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
بواسطة: Rajah, Avinash
منشور في: (2005)

Design of a lan interfacing module for a softcore processor AMIR CPU
بواسطة: Lim, Hui Teng
منشور في: (2020)

SHA1 and SHA256 custom instruction design and characterization on Nios II processor
بواسطة: Shariffar, Hamed
منشور في: (2012)

Implementation of embedded in-circuit emulator for DLX processor
بواسطة: Bee Wooi, Khaw
منشور في: (2008)

Face verification system on digital signal processor
بواسطة: Yap, Wooi Hen
منشور في: (2008)

Implementation of barrel shifter and multiplier for the DLX processor
بواسطة: Goh, Teng Sun
منشور في: (2008)

A VLSI computing structure array processor
بواسطة: Loh, Sun Meng
منشور في: (1993)

Stream processor architecture – streaming memory system
بواسطة: Ngo, Wai Loon
منشور في: (2015)

Core power control analysis and design for triga nuclear reactor
بواسطة: Minhat, Mohd. Sabri
منشور في: (2022)

Design of a route lookup processor for implementation in a FPGA-based system-on chip (SoC)
بواسطة: Teh , J-Wing
منشور في: (2004)

Software-based self-test with scan design at register transfer level for 16-bit RISC processor
بواسطة: Ang, Kim Chuan
منشور في: (2010)

Design of a hash processor chip and the implementation of a digital signature subsystem for data security
بواسطة: Chong, Wei Sheng
منشور في: (2002)

Development of a new arm processor evaluation board
بواسطة: Murugesu, Ganesan V.
منشور في: (2009)

Design And Simulation Of An Intelligent Adaptive Arbiter For Maximum Cpu Usage Of Multicore Processors
بواسطة: Akhtar, Mohammad Nishat
منشور في: (2013)

Instruction set simulator development for altera NIOS 2 processor
بواسطة: Teh, Fu Sun Ivan
منشور في: (2008)

Block-based neural network mapping on graphics processor unit
بواسطة: Ong, Chin Tong
منشور في: (2015)

Services hosted by the Perpustakaan Sultan Abdul Samad, Universiti Putra Malaysia with Cooperation MySyL Group

Cannot write session to /tmp/vufind_sessions/sess_e6tcqg7cu94pe1fc7q82odep9d