Implementation of image compression algorithm using field programmable gate array (FPGA)
Saved in:
主要作者: | Aspar, Zulfakar |
---|---|
格式: | Thesis |
出版: |
1999
|
主題: | |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Hardware-based genetic algorithm implementation in field programmable gate arrays
由: Balakrishnan, Sathivellu
出版: (2012) -
Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA)
由: Abdul Rahman, Abdul Aziz
出版: (2003) -
Implementation of direct torque control of induction machines utilizing Digital Signal Processor (DSP) and Field Programmable Gate Arrays (FPGA)
由: Toh, Chuen Ling
出版: (2005) -
Hardware implementation of coordinate rotation digital computer in field programmable gate array
由: Mohd. Sazali, Mohd. Ilyas Sobirin
出版: (2012) -
Hardware-based biometric encryption implementation with Gauss-Jordan algorithm accelerator core in field programmable gate arrays
由: Liew, Tek Yee
出版: (2011)