Text this: Gate oxide short (gos) defect modeling based on 32 nm CMOS process