Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing
Graphs are pervasive data structures in computer science, and algorithms working with them are fundamental to the field. Many challenging problems in Very Large-Scale Integration (VLSI) physical design automation are modeled using graphs. The routing problems in VLSI physical design are, in essence,...
Saved in:
Main Author: | Ch'ng, Heng Sun |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2007
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/6381/1/ChNgHengSunMFKE2007.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Interconnect tree optimization algorithm in nanometer very large scale integration designs
by: Eh Kan, Chessda Uttraphan
Published: (2016) -
Interconnect delay and routing in nanometer VLSI
by: Kuay, Chong Lee
Published: (2008) -
VHDL modelling and asic design of a shortest-path processor core for network routing
by: Teoh, Giap Seng
Published: (2003) -
Traffic Balancing Method in Shortest Path Routing
by: Mohamed Abdulqader, Makarem
Published: (2007) -
Shortest Path Routing Using Heuristic Search
by: Alaiwan, Ahmed Omran A.
Published: (2006)