Modeling and analysis of cylindrical gate-all around silicon nanowire FET including BOHM quantum potential model
According to Moores’s Law, the number of transistors per square inch on integrated circuits are doubled every year. Now, the transistors size has been scaled down to 15nm. The smaller the transistors size gives more space for transistors to be added in system on chip (SoC) thus will provide a lot of...
Saved in:
主要作者: | Abd. Razak, Muhammad A’tif |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2018
|
主题: | |
在线阅读: | http://eprints.utm.my/id/eprint/78859/1/MuhammadAtifAbdRazakMFKE2018.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Explicit charge-based model for strained-silicon gate-all-around mosfet including quantum and short channel effects
由: Abd. Hamid, Fatimah Khairiah
出版: (2020) -
Charge-based compact model of gate-all-around floating gate nanowire with variable oxide thickness for flash memory cell
由: Hamzah, Muhammad Afiq Nurudin
出版: (2018) -
Parameter variations of 20NM GAAS junctionless-gate-all-around field-effect transistor with quantum mechanical effects
由: Mohamad Rasol, Muhammad Faidzal
出版: (2021) -
A comparison of electrical performance analysis between nanoscale double-gate and gate-all-around nanowire mosfet
由: Kosmani, Nor Fareza
出版: (2020) -
Comparative study of silicon nanowire fet-simulation and experimental /
由: Yazeer, Mohamed Jameel
出版: (2016)