Void formation in P+ Ti-Salicided Polysilicon gate electrode in deep sub-quarter-micron CMOS Technology /
Saved in:
Main Author: | Chua, Hwee Ngoh |
---|---|
Format: | Thesis Book |
Language: | English |
Published: |
2000.
|
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Process integration issues of self-aligned titanium silicide technology (Ti-Salicide) in deep sub-micron CMOS devices fabrication /
by: Lim, Chong Wee
Published: (1998) -
Integration of self-aligned silicide (salicide) process for sub-0.25 [mu]m CMOS technology /
by: Ho, Chaw Sing
Published: (2002) -
Design and fabrication of low power differential low noise amplifier for WLAN application in deep sub-micron standard CMOS technology /
by: Maizan Muhamad
Published: (2019) -
Nickel silicide integration issues in SI deep sub-micron technologies /
by: Tan, Wee Leng
Published: (2001) -
A reliability methodology for deep sub-micron interconnect metal liners /
by: Wong, Poh Ling
Published: (2005)