Void formation in P+ Ti-Salicided Polysilicon gate electrode in deep sub-quarter-micron CMOS Technology /
Saved in:
主要作者: | Chua, Hwee Ngoh |
---|---|
格式: | Thesis 圖書 |
語言: | English |
出版: |
2000.
|
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Process integration issues of self-aligned titanium silicide technology (Ti-Salicide) in deep sub-micron CMOS devices fabrication /
由: Lim, Chong Wee
出版: (1998) -
Integration of self-aligned silicide (salicide) process for sub-0.25 [mu]m CMOS technology /
由: Ho, Chaw Sing
出版: (2002) -
Design and fabrication of low power differential low noise amplifier for WLAN application in deep sub-micron standard CMOS technology /
由: Maizan Muhamad
出版: (2019) -
Nickel silicide integration issues in SI deep sub-micron technologies /
由: Tan, Wee Leng
出版: (2001) -
A reliability methodology for deep sub-micron interconnect metal liners /
由: Wong, Poh Ling
出版: (2005)