Design and implementation of a power efficient data-aware SRAM Array
In this project, two new power efficient data-aware cells have been proposed. In the proposed cells, dynamic power consumption is reduced by reducing the voltage swing on the respective bit-lines during write operation. In first proposed cell (7T BLC), an extra transistor is included in one of the p...
Saved in:
主要作者: | Mah, Meng Seong |
---|---|
格式: | Thesis |
出版: |
2013
|
主題: | |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Design of 6T memory cell and sense amplifier for SRAM / Nor Shariza Bashar
由: Bashar, Nor Shariza Bashar
出版: (2006) -
Performance analysis of 22NM FinFET-based 8T SRAM cell
由: Hasan Baseri, Nur Hasnifa
出版: (2018) -
Enhancing SRAM performance of common gate FinFET by using controllable independent double gate
由: Chong, Chung Keong
出版: (2015) -
Field programmable gate array implementation for fault detection in a power transmission lines
由: Peh, Kok Guan
出版: (2010) -
Design and implementation of high efficient switch mode power supply for a gel electrophoresis unit
由: Narayan, Giritharan
出版: (2010)